Master in Security of Integrated Systems and Application : Secure your future
Program
Fault Analysis and Counter-Measures (17.5h)
Olivier Benoit and Pascal Manet
- mathieu.ciet@gemplus.com, pascal.manet@cea.fr
- 04 42 36 41 73 / 04 42 12 68 74
Back to Program Detail
Design of secure devices
- Introduction to integrated systems (7h)
- VHDL design (28h)
- VHDL synthesis (14h)
- Smart cards and silicon technologies (7h)
- Design of a cryptographic module (42h)
- Integrated circuits test (17.5h)
- Formal verification (17.5h)
- Embedded systems development (21h)
- Hardware security (7h)
- Side-channel analysis and counter-measures (28h)
- Fault analysis and counter-measures (17.5h)
- Bus security and integrated networks (3.5h)
Synopsis
This course aims at
- explaining the basic principles of fault attacks;
- surveying known fault attacks against symmetric crypto-algorithms (DES, AES) and asymmetric crypto-algorithms (RSA);
- knowing the strenghts and weaknesses of proposed countermeasures;
- being able to evaluate the resistance of a circuit against faults.
Fault attacks are implemented through a software simulation.
Timetable
(A session amounts to 13/4 hours.)- Session 1
- General principles behing fault attacks
- Session 2
- Fault attacks against DES
- Session 3
- Fault attacks against AES
- Session 4
- Countermeasures for DES and AES
- Sessions 5–6
- Implementation of fault attacks against AES
- Session 7
- Fault attacks against RSA
- Session 8
- Countermeasures for RSA
- Sessions 9–10
- Implementation of fault attacks against RSA
Back to Program Detail How to apply Contact us