Master in Security of Integrated Systems and Application : Secure your future

Program

VHDL Synthesis (14h)

Jacques Rouillard

Synopsis

The training gives the basis of synthesis using a high-level language (here VHDL). It assumes as a prerequisite a working knowledge of VHDL, and a good understanding of logic design.

Timetable

(A session amounts to 13/4 hours.)
Session 1
VHDL as a design entry
Session 2
Review of the usable VHDL subset
Sessions 3 and 4
Lab: Logic design
Sessions 5 and 6
Lab: Finite state machines
Sessions 7 and 8
Lab: Blocks, structure

Back to Program Detail How to apply Contact us
counter-measures   design of secure devices   ecole des mines de saint etienne   embedded security   engineering and security standards   leti   master in security of integrated systems & applications   microelectronics design   nxp   postgraduate certificate   postgraduate courses   postgraduate diploma   postgraduate program   secured design   security engineering   security methodology   security methods   security technology   stmicroelectronics   texas instruments   cryptographics tools   cryptography algorithm   cryptography and applications   cryptography and network security   cryptography and security   cryptography engineering   cryptography network security   cryptography security   cryptography software   cryptography techniques   cryptography theory and practice   cryptography theory   encryption methods   encryption techniques   encryption technology   master in cryptography   postgraduate studies   postgraduate study   system security cryptography   techniques in cryptography   computer security technology   cryptographic module   design of a cryptographic module   gemalto   hardware protection   hardware security   integrated systems   management of hardware security   master in design of hardware security   master in hardware security   network security hardware   security hardware   security of information systems   security techniques   smart card   systems security   vhdl design   vhdl