Master in Security of Integrated Systems and Application : Secure your future
Program
VHDL Synthesis (14h)
Jacques Rouillard
- rouillard@emse.fr
- 04 42 12 68 68
Back to Program Detail
Design of secure devices
- Introduction to integrated systems (7h)
- VHDL design (28h)
- VHDL synthesis (14h)
- Smart cards and silicon technologies (7h)
- Design of a cryptographic module (42h)
- Integrated circuits test (17.5h)
- Formal verification (17.5h)
- Embedded systems development (21h)
- Hardware security (7h)
- Side-channel analysis and counter-measures (28h)
- Fault analysis and counter-measures (17.5h)
- Bus security and integrated networks (3.5h)
Synopsis
The training gives the basis of synthesis using a high-level language (here VHDL). It assumes as a prerequisite a working knowledge of VHDL, and a good understanding of logic design.
Timetable
(A session amounts to 13/4 hours.)- Session 1
- VHDL as a design entry
- Session 2
- Review of the usable VHDL subset
- Sessions 3 and 4
- Lab: Logic design
- Sessions 5 and 6
- Lab: Finite state machines
- Sessions 7 and 8
- Lab: Blocks, structure
Back to Program Detail How to apply Contact us